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Abstract
The R&D activity presented is focused on the development of new modules for the upgrade of the ATLAS pixel system at the High
Luminosity LHC (HL-LHC). The performance after irradiation of n-in-p pixel sensors of different active thicknesses is studied,
together with an investigation of a novel interconnection technique offered by the Fraunhofer Institute EMFT in Munich, the Solid-
Liquid-InterDiffusion (SLID), which is an alternative to the standard solder bump-bonding. The pixel modules are based on thin
n-in-p sensors, with an active thickness of 75 µm or 150 µm, produced at the MPI Semiconductor Laboratory (MPI HLL) and on
100 µm thick sensors with active edges, fabricated at VTT, Finland. Hit efficiencies are derived from beam test data for thin devices
irradiated up to a fluence of 4 · 1015neq/cm2. For the active edge devices, the charge collection properties of the edge pixels before
irradiation is discussed in detail, with respect to the inner ones, using measurements with radioactive sources. Beyond the active
edge sensors, an additional ingredient needed to design four side buttable modules is the possibility of moving the wire bonding
area from the chip surface facing the sensor to the backside, avoiding the implementation of the cantilever extruding beyond the
sensor area. The feasibility of this process is under investigation with the FE-I3 SLID modules, where Inter Chip Vias are etched,
employing an EMFT technology, with a cross section of 3 µm x10 µm, at the positions of the original wire bonding pads.
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1. Introduction
Different pixel modules concepts are being developed at the
moment in view of the tracker upgrades of the LHC experi-
ments for the Phase II of the High-Luminosity LHC (HL-LHC),
in order to cope with the high level of occupancy and radiation
damage expected. Detectors with minimal material budget, a
larger active area fraction and higher granularity are required, in
addition to radiation hardness up to a fluence of 2 ·1016neq/cm2,
as for example in the case of the inner layer of the ATLAS
pixel system. In this context thin planar pixel sensors with
reduced inactive edges are good candidates to instruments the
new trackers, thanks to their reliability, cost-effectiveness and
good charge collection properties at high fluences. An R&D
towards the development of thin n-in-p pixel modules of dif-
ferent types, partly including sensors with active edges, is pre-
sented. They are designed to achieve, in conjuction with 3D
vertical integration technologies, four side buttable modules us-
ing Inter Chip Vias (ICV), to move the wire bonding area to the
chip backside from the present location on the front side fac-
ing the sensor. The n-in-p sensor technology is employed in
all the productions described. In addition to an easier fabrica-
tion, requiring only a single-sided process in comparison to the
double-sided n-in-n sensors, it has also been demonstrated that
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it achieves the same performance before and after irradiation
as the standard n-in-n technology [1, 2, 3]. The homogeneous
backside of the n-in-p sensors is also less problematic for the
attachment of a handle wafer that is an usual step in the mani-
facturing of very thin pixel sensors.
2. Thin pixel sensor productions
2.1. MPI HLL thin pixel productions
To investigate the properties of thin sensors and to explore
their potential for high energy physics applications two succes-
sive pixel productions were carried out at MPI HLL, employing
a thinning procedure developed at this facility. This technology
makes use of a handle wafer to offer mechanical support dur-
ing the thinning phase of the active wafer and its subsequent
processing The handle wafer can then be removed by using
deep anisotropic wet etching with the oxide layer connecting
the two wafers acting as etch stopper [4]. The first production
contains ATLAS FE-I3 compatible n-in-p sensors with an ac-
tive thickness of 75 µm and it has been interconnected to the
read-out chips via the Solid Liquid Interdiffusion technology
(SLID) [5], developed by the Fraunhofer Institute EMFT. This
pixel production was extensively described in [6, 7, 8] and has
been now further tested up to a fluence of Φ = 1016neq/cm2,
by measurements of charge collection efficiency with a 90Sr ra-
dioactive source. These were performed, as all the other charge
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collection measurements reported in the following, with the AT-
LAS USBPix system [9] inside a climate chamber keeping the
environmental temperature at 20 ◦C for not irradiated samples
and at −50 ◦C for irradiated ones.
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Figure 1: (a) Charge collection efficiency obtained with a 90Sr source for the
SLID modules, produced with 75 µm thick sensors. The collected charge is
normalized to the values obtained for the same module before irradiation. The
colored bands represent the systematic uncertainty of 5% estimated for the nor-
malized charge. (b) Landau distribution of the collected charge for the sample
irradiated at Φ = 5 · 1015neq/cm2, with a bias voltage of 600V.
Fig.1(a) shows the charge collection efficiency (CCE), nor-
malized to the charge collected before irradiation, as a function
of the bias voltage, for different received fluences. Also at the
maximum fluence of 1016neq/cm2, increasing the bias voltage
up to 750V, a CCE as high as 90% can be obtained. The Landau
distribution of the collected charge at Φ = 5 · 1015neq/cm2 and
a bias voltage of 600V is shown in Fig.1(b). The absolute value
of the MPV is of the same size as the pre-irradiation one, that
lies for the different SLID modules around (4.5-5) ke, in agree-
ment with the expectation for 75 µm detectors [10]. Even if the
charge collection properties of these very thin sensors deterio-
rate much less than for thick sensors after irradiation, the signal
over threshold ratio for the FE-I3 chip is not high enough to
operate them with full hit efficiency, given the minimum tresh-
old range around 2500 e achievable with the present ATLAS
read-out chip. The ATLAS FE-I4 chip [11], developed for the
IBL project, offers instead the possibility to work at thresholds
as low as 1000 e, paving the way to the use thin pixel sensors
in the upgraded trackers for Phase II at HL-LHC. The irradi-
ated SLID modules did not present any sign of deterioration
of the interconnection, as for example an increase in the num-
ber of disconnected channels or of the threshold noise. These
findings, even if based on a small statistics of samples, indi-
cate that the SLID interconnection is radiation resistant up to
Φ = 1016neq/cm2.
FE-I4 compatible n-in-p sensors, with an active thickness of
150 µm were obtained with the second production at MPI HLL
(indicated as SOI2 in the following) and they were intercon-
nected with solder bump-bonding at the Fraunhofer Institute
IZM, Berlin. The bulk material is the same as for the SLID sen-
sors, FZ p-type, with a resistivity of 2 KΩcm. The sensors are
characterized by a guard ring scheme containing twelve guard
rings resulting in a distance between the last pixel implantation
and the sensor edge dedge=450 µm (Fig.2).
Figure 2: Design of the edge region of the SOI2 pixel sensors, with twelve
guard rings and a total distance of dedge=450 µm from the last pixel to the
dicing line.
For the FE-I4A chip no reliable ToT to charge calibration is
available [12], so the charge collection properties of the SOI2
assemblies are mainly based on ToT values, in units of the 25
ns bunch crossing clock, which around the tuning point are lin-
early proportional to the charge. Figure 3 shows the evolution
of the most probable value (MPV) of the measured ToT with the
measured bias voltage for a not irradiated SOI2 assembly, ob-
tained during scans with a 90Sr source. Given the tuning of 10
ToT for 15 ke, the saturation value of the charge corresponds
to (12± 2.4) ke, in agreement with the expectation for a 150
µm thick sensor [10], where a 20% systematic error has been
assigned for the FE-I4A calibration uncertainty. The noise of
these FE-I4 assemblies before irradiation is around 120 e, even
when operating the chips at thresholds down to 800-1000 e (Fig.
4a). The resulting noise occupancy is very low, as shown as a
function of the threshold in Fig. 4b. A subsample of the SOI2
modules has undergone an irradiation programm, at a fluence of
2 · 1015neq/cm2 with 23 MeV protons at the Karlsruhe Institute
of Technology (KIT) and at a fluence of 4 · 1015neq/cm2 with
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Figure 3: MPV of collected charge, expressed in ToT units, for a not irradiated
SOI2 module, obtained from 90Sr source measurements, as a function of the
bias voltage.
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Figure 4: (a) Threshold noise distribution for a not-irradiated SOI2 module
tuned to a threshold of 800 e and a charge calibration of 10 ToT for 15 ke. (b)
Noise occupancy per pixel as a function of the threshold.
800 MeV protons at the Los Alamos Neutrons Science Center
(LANSCE). The collected charge in scans with a 90Sr source
for the SOI2 devices after irradiation is compared in Fig.5 to
the values obtained for the 75 µm thick sensors and for n-in-p
sensors of standard thickness, 285 µm, used as reference. These
devices were produced at CiS and interconnected to FE-I3 chips
via bump-bonding. Details about their characterization before
and after irradiations are reported in [1, 3]. The comparison
shows that, at least up to a fluence of (4 − 5) · 1015, where
data for SOI2 are available, a higher charge may be obtained
with these devices of intermediate thickness. Anyhow with in-
creasing fluence the collected charge for different thicknesses
tend to equalize, due to the effect of charge trapping, and at
Φ = 1016neq/cm2 (Fig.5(c)) the 75 µm and 285 µm shows a
very comparable performance up to 600V.
The SOI2 modules were further studied in beam tests with
120 GeV pions at CERN-SPS and 5-6 GeV electrons at DESY,
using the EUDET telescope for track reconstruction [13]. A
summary of the hit efficiency as a function of the applied bias
voltages, up to a fluence of 4 · 1015neq/cm2 is given in Fig. 6.
Tracks extrapolated from the telescope are considered as be-
longing to a specific hit if they are closer than one pixel cell
pitch in the long pixel direction and three pixel cell pitches
in the short pixel cell direction. These tracks are defined as
matched. The hit efficiency is determined as the fraction of
matched tracks to a hit in the device and it can be displayed as
function of the position in the pixel cell, as predicted by the tele-
scope. Such an efficiency map is shown in Fig.7, together with
an image of the pixel cell geometry for the SOI2 modules. The
overall efficiencies are (96.5±0.3)% at 400V and (96.9±0.3)%
at 500V, where the errors are due to the systematic uncertainty
on the track selection. Lower hit efficiencies are found in the
corners and in the region corresponding to the bias rail and to
the bias dot, when the beam is perpendicular with respect to the
devices, as in this case. For inclined tracks part of the efficiency
loss in these areas is recovered because the impinging particles
traverse also the central region of the pixel cell, where the elec-
tric field is higher. The hit efficiencies in central region of the
pixel cell, as indicated in Fig.7, are (98.7±0.3)% at 400V and
(98.8±0.3)% at 500V
2.2. VTT production of active edge pixel sensors
Active edge n-in-p pixel sensors have been fabricated at VTT
within a multi project wafer production [14]. The design of the
active area of the FE-I3 and FE-I4 devices and the implemen-
tation of the p-spray isolation are derived from the MPI HLL
productions. The bulk material of the devices discussed in this
paper is p-type FZ, with a resistivity of ρ = 10 kΩ cm. The sen-
sors were thinned to a thickness of 100 µm. The fabrication of
thin sensors at VTT exploits, as for the MPI HLL productions,
the use of an handle wafer as mechanical support during the
grinding phase. The handle wafer is further needed during the
etching of the trenches at the sensor borders, a step performed
after the electrodes implantation and prior to the final oxida-
tion, implantation activation and Aluminum processing [15].
The trenches are actived with a four-quadrant ion implantation
of boron ions, that extends the back-side junction to the ver-
tical edges. The interconnection of the sensors to the FE-I3
and FE-I4 chips has been performed at VTT, with solder bump-
bonding. The results shown in the following are relative to three
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Figure 5: Comparison of the charge collected with a 90Sr source for irradiated
pixel detectors at different thickness and received fluences: (a) results relative
to Φ = 2 ·1015neq/cm2, (b) Φ = (4−5) ·1015neq/cm2 and (c) Φ = 1016neq/cm2.
The colored bands are representetive of the systematic uncertainties associated
to the measurements: 7.3%, 5.2 %, 20% for the SLID sensors, 285 µm thick
sensors and the SOI2 sensors respectively. The larger systematic error esti-
mated for the SOI2 modules is due to the lack of a reliable charge calibration
for the FE-I4A chips.
different implementations of the edge regions. The first one,
meant to serve as a reference, incorporates eleven guard rings,
with the same structure as in the SOI2 production, as well as a
bias ring, and it has dedge=460 µm. The second design is charac-
terized by only a floating guard ring and a bias ring, connected
to the pixel punch-through structures, allowing for the testabil-
ity before interconnection and the grounding of each individual
pixel, even in the case of missing bumps, after interconnection.
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Figure 6: Hit efficiency of the SOI2 modules, as a function of the applied bias
voltage, for different fluences, as obtained in beam tests with the EUDET tele-
scope with 120 GeV pions at CERN-SPS and 5-6 GeV electrons at DESY.
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Figure 7: (a) Design of the pixel cell for the SOI2 sensors, with a pitch of
50 µm× 250 µm. (b) Hit efficiency map for a SOI2 module irradiated at Φ =
4 · 1015neq/cm2 and biased at 400V and 500 V(c). The numbers indicated in
the square are the hit efficiency for the central region, excluding the corners and
the bias dot.
In this case dedge=125 µm (Fig.8(a)). The most aggressive de-
sign with active edges, implemented only for FE-I3 sensors,
foresees one floating guard ring and dedge=50 µm (Fig.8(b)).
Since a bias ring structure is not present, also the bias rails and
the punch-through structures have been omitted.
Fig.9 shows the IV curves of not irradiated FE-I3 and FE-I4
modules, with breakdown voltages of the order of (110-120)V
and leakage currents well below 10 nA/cm2 over all the voltage
range.
Measurements of charge collection have been performed
with these modules after tuning of the FE-I3 samples to a
threshold of 1800 e and of the FE-I4 sample to a threshold of
1000 e. Typical values of the threshold noise are measured to
be around 190 e for the FE-I3 assemblies and 180 e for the FE-
I4 assemblies. The MPV of the collected charge with a 90Sr
source, as shown in Fig.10, is normalized to the MPV at 50V,
to equilibrate the different absolute scales, due to the offset of
the unknown calibration capacitance. A residual systematic un-
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Figure 8: Edge design for VTT sensors with (a) bias ring and guard ring with
dedge=125 µm, implemented in FE-I3 and FE-I4 modules; (b) only a guard ring
with dedge=50 µm, implemented in FE-I3 modules.
Figure 9: IV curves for not irradiated FE-I3 and FE-I4 VTT modules, with
breakdown voltages in the range 110-120V.
certainty on the charge ratio is estimated to be 5%. The satura-
tion of the charge collection is visible around 10V, in agreement
with the value expected from the bulk resistivity, but also at bias
voltages as low as 5V, more of 90% of the charge is still col-
lected. A more detailed analysis of the edge pixel efficiency has
been performed, comparing the Landau distributions of these
cells to the ones obtained with the full device. The results are
shown in Fig.11, where only very small deviations are found
between the two sets of curves, both for the FE-I3 devices with
dedge=50 µm and the FE-I4 devices with dedge=125µm. The
different binning in the two figures is due to the different ToT
resolution for the two generations of chips, 8 bits for the FE-I3
and 4 bits for the FE-I4. The performance of the edge pixels
in terms of hit efficiency will be further investigated in the near
future with beam tests of these devices.
3. Vertical Integration Technology
A second step in the R&D activity with the modules inter-
connected with SLID is the etching of Inter Chip Vias in the
FE-I3 chips with the Via Last approach, performed at the Fraun-
Figure 10: Collected charge of VTT FE-I3 and FE-I4 modules before irradia-
tion determined with a 90Sr source, normalized to the MPV at 50V. A systematic
uncertainty of 5% is estimated for the normalized values.
(a)
(b)
Figure 11: Comparison of the Landau distributions of all (black) and edge pix-
els (red) for the FE-I3 VTT module with dedge=50 µm (a) and for the VTT
FE-I4 module with dedge=125 µm.
hofer Institute EMFT, to allow for the extraction of signal and
services across the chip to the backside. In a 3D compliant de-
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sign of the pixel electronics, Inter Chip Vias could eventually
avoid the need for the cantilever area where the wire bonding
pads are presently located. The vias cross-section has been opt-
mized with etching trials in a FE-I3 wafer to be 3x10 µm2, and
the initial depth to 60 µm. After the isolation of the vias with
Chemical Vapour Deposition (CVD) of silicon dioxide and the
metalization with tungsten filling, the chip wafer front side is
passivated and bonded to a handle wafer. The FE-I3 wafer has
then to be thinned to 50 µm to expose vias and finally new
wire bonding pads are applied on the backside, connected to
the ICVs with a redistribution layer on the backside. The via
preparation has started on the FE-I3 wafer with the etching of
the dielectrics below the aluminum layer of the original wire
bonding pads (Fig.12).
Figure 12: EMFT courtesy (a) View of the wire bonding pad of the FE-I3 chip
with the ICVs. Several of them are placed on the same pad for redundancy.
A trench surrounds the ICVs to provide further isolation from the silicon bulk.
(b) Zoom in of the ICV after the etching of the dieletric layers beneath the top
aluminum layer. In red the depth of the etching is indicated, while in green the
lateral dimensions are given. 2.550 µm is the width of the ICV at the bottom
of the stack of the first dielectric layers.
4. Conclusions
The characterization of pixel modules composed with thin n-
in-p sensors, with a thickness range from 75 µm to 150 µm, in-
terconnected to the ATLAS FE-I3 and FE-I4 read-out chips has
been presented. The charge collected after irradiation is com-
pared for different fluences to that obtained with n-in-p pixel
assemblies of standard thickness. In the range of fluence from 2
to 4 ·1015neq/cm2 higher charge may be obtained with the SOI2
devices of 150 µm thickness. Anyhow, with increasing fluence,
the collected charge for different thicknesses tend to equalize,
due to the effect of charge trapping, and at Φ = 1016neq/cm2
the 75 µm and 285 µm thick sensors show a very comparable
performance up to a bias voltage of 600V. Active edge pixel
sensors were fabricated at VTT and they have been studied be-
fore irradiation with a 90Sr source to compare the behaviour of
the edge and the internal pixels. Negligible differences have
been observed in terms of charge collection but further analy-
sis with beam tests are needed to determine the tracking per-
formance of these devices and the effective inactive edge that
can be reached with them. Finally, to otbain four side buttable
modules, vertical integration technologies are investigated. In
particular Inter Chip Vias are being prepared at the moment on
FE-I3 chips, to allow for the extraction of signal and services
across the chip to the backside. In a 3D compliant chip design
Inter Chip Vias could eventually avoid the need for the can-
tilever area, where the wire bonding pads are presently located,
and this would lead, in conjunction with active edge sensors, to
pixel modules with no or very reduced inactive edges.
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